# PATENT APPLICATION

# **Error Correction Coding and Decoding Apparatuses**

Inventors:

Shigeki Taira

Citizenship: Japan

**Takeshi Maeda** Citizenship: Japan

Harukazu Miyamoto Citizenship: Japan

Yukari Katayama Citizenship: Japan

Assignee:

Hitachi, Ltd.

6, Kanda Surugadai 4-chome Chiyoda-ku, Tokyo, Japan Incorporation: Japan

Entity:

Large

15

20

25

- 1 -

## ERROR CORRECTION CODING AND DECODING APPARATUSES

#### BACKGROUND OF THE INVENTION

The present invention relates to an error correction coding and decoding method, an error correction coding and decoding apparatus, and a storage and communication apparatus in which a plurality of product codes are used for error correction.

W.W. Peterson et al., ERROR-CORRECTING CODES, THE MIT PRESS, 1996, pp. 131-136 teaches the product codes for error correction. Fig. 22 of JP-A-8-125548 teaches coding of the product codes for error correction.

In storages to store data on a recording medium such as a magnetic tape device, a magnetic disk device, and an optical disk device and communication apparatuses to communicate data via a communication line or using radio signals, error correction codes have been employed as a technique to guarantee reliability of the data. For example, in a storage, source data is transformed using error correction codes into record data having redundancy. Therefore, even when the record data includes some errors, it is possible to conduct an error correcting (decoding) operation for reproduced data to thereby obtain the source data.

In this specification, a predetermined size

of a data group which is processed according to an error correction code of one bit, two bits, or more is referred to as "byte".

In the error correction code system, "(n, k)

5 code" indicates a fixed-length k-byte source data coded into a fixed-length n-byte codeword. Additionally, 
"linear code" indicates a linear summation of arbitrary 
two codewords is a codeword. Furthermore, "systematic 
code" indicates redundant data generated using source 
10 data in a predetermined method to be added to the 
source data such that the source data is included at 
particular positions of a codeword.

The errors occurring on recording media can conceptually be devided into two types of errors,

15 namely, a random error and a burst error. The random error is an error taking place independently of a byte position of data. On the other hand, the burst error is an error which takes place in continuous bytes in data. The random error occurs, for example, at a

20 relatively small local defect existing on the recording medium. The burst error occurs, for example, at a relatively large flaw or dirt existing on the recording medium.

A product code is known as an error

25 correcting code to remarkably correct the random errors
and the burst errors. Fig. 17 shows a data layout and
a data recording sequence of a codeword of the product
code or simply product code codeword obtained as below.

Source (kV × kH)-byte data is encoded into a product code (nV bytes × nH bytes), where a code V is an (nV, kV) linear systematic code and a code H is an (nH, kH) linear systematic code. In the example, one codeword of the code H includes redundant data rH (= nH - kH bytes), and the code H can correct up to rH/2 bytes of errors in an ordinary correction. One codeword of the code V includes redandant data rV (= nV - kV bytes). When error positions are unknown, the code V can correct up to rV/2 bytes of errors in an ordinary correction. When the error positions are known, up to rV bytes of errors can be corrected in an erasure correction.

Description will now be given of data

15 encoding and decoding and data recording and
reproduction using the codeword of the product code or
the product-code codeword.

In a data recording operation, (kV x kH)-byte source data is arranged in a two-dimensional array Ds

20 (kV bytes x kH bytes). Next, each kV-byte column is coded by the code V and then rV-byte redundant data generated by the coding is added to the original column. As a result, a two-dimensional array Vs (rV bytes x kH bytes) is added to the array Ds to form a

25 two-dimensional array (nV bytes x kH bytes). Next, each kH-byte row in a horizontal direction of the arrays including Ds and Vs is coded using the code H such that rH-byte redundant data generated as a result

20

of the coding is added to the original row. As a result, two-dimensional arrays Hs and Xs (nV bytes x rH bytes in total) are respectively added to the arrays Ds and Vs to finally generate a product-code codeword

- including a two-dimensional array (nV bytes x nH bytes). Each column is a code-V codeword and each row is a code-H codeword. (Alternatively, the product-code codeword can be obtained as follows. First, Ds is coded using the code H to add Hs to Ds, and then Ds and
- 10 Hs are coded using the code V to add Vs and Xs respectively to Ds and Hs.)

In this specification, a unit of a predetermined size of data used by a storage to access, a recording medium to record or to reproduce data is referred to as an error correction code (ECC) block hereinafter.

In a storage, the product-code codeword obtained as above is recorded as an ECC block on a recording medium, specifically, nV rows are sequentially recorded beginning at an upper-most row or predetermined order. Also, in the recording of each row, nH bytes are sequentially recorded in a direction indicated by an arrow mark in Fig. 17.

In a storage, logically sector data 1801
25 includes, for example, user data 1811, identifier data
(ID; address) 1812, control information 1813, and
error-detection-code (EDC) 1814 (redundant data of
error detection code for user data and so on) as shown

in Fig. 18. The storage apparatus codes the sector data 1801 and then records the coded sector data on a recording medium.

In a storage, the identifier data is present

for some rows of Ds. In the data recording, a

predetermined number of KV rows through Ds and Hs are

sequentially recorded beginning at an associated upper
most row. Thereafter, a predetermined number of rV

rows through Vs and Xs are sequentially recorded

beginning at an associated upper-most row. That is,

the rows of Ds and Hs and those of Vs and Xs are

alternately recorded on a recording medium.

In when data is recorded in the storage just above, the identifiers in the ECC block are stored on the recording medium with a predetermined interval therebetween. Therefore, when it is desired to refer to an identifier during a data seek operation, the maximum latency which lapses before an identifier is referred to can be advantageously minimized.

On the other hand, in a data reproducing operation, reproduction data inputted to the storage apparatus is arranged in the form of a product-code codeword shown in Fig. 17 to decode the data. One of the decoding methods of a product code, firstly an ordinary correction is conducted for each codeword of the code H. For each codeword which cannot be corrected in the ordinary correction, an erasure flag is set to each bytes of the codeword. Next, using the

25

erasure flags, an erasure correction is performed for each codeword of the code V. For each codeword of the code V, up to rV bytes of errors can be corrected by the erasure correction. Therefore, for the ECC block, a burst error having a maximum length of about  $rV \times nH$ bytes can be corrected by the decoding. For the product code, there exist various decoding methods, in addition to the above, for example, an iterative decoding to increase reliability of the data.

10 W.W. Peterson et al. Error Correcting codes; second Edition, The MIT Press, 1972 teaches error correction codes.

By using the coding and decoding method above, even when a flaw or dirt exists on the recording 15 medium and hence a burst error occurs in the reproduced data as a result, the storage apparatus can obtain the associated source data without difficulty only if the length of the burst error is equal to or less than the maximum length of the burst error which can be corrected using the ECC block.

However, for example, when a linear density of the recording medium is 100 bytes per millimeter (mm) and the maximum length of burst errors correctable by ECC block is 500 bytes, if a flaw or dirt having a length exceeding 5 mm exists on the recording medium and a burst error exceeding 500 bytes occurs in the reproduced data as a result, the burst error cannot be corrected using the ECC block. That is, the storage

20

apparatus cannot obtain the correct source data.

In such a case, the product code of Fig. 17 can correct a bust error having a length of about rV x nH bytes. Therefore, to increase the maximum length of the correctable burst error using the product code as the ECC block, it is only necessary to increase the redundant data of the code V. For example, when the data amount of rV is doubled, the maximum length of the ECC block correctable burst error can also be doubled.

However, when the maximum length of the correctable burst error is increased by increasing rV, the code rate of the ECC block is disadvantageously reduced. That is, for example, in the storage system, there appears a problem that the formatting efficiency of the recording medium is deteriorated.

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an error correction coding and decoding method to code (generate) and to decode an ECC block in which the code ratio is similar to that of the product code of the prior art and in which the maximum length of the correctable burst error is more than that of the product code.

Another object of the present invention is to
25 provide an error correction coding and decoding method
to code (generate) and to decode an ECC block in which
data of a plurality of sectors is treated as source

data using one ECC block, and even when there occurs an error not correctable by the ECC block, data of several sectors included in the ECC block can be correctly obtained without an difficulty.

Another object of the present invention is to provide an error correction coding and decoding method to code (generate) and to decode an ECC block in which there are a plurality of identifiers (IDs) with a certain interval in output sequence of an ECC block in order to decrease the maximum latency until referring to an ID.

To achieve the problems, according to the present invention, there is provided an error correction coding method which generates a plurality of product-code codewords and which alternately outputs each row of the product-code codewords.

In addition, data of a plurality of sectors is collected and is coded into one ECC block. When it is assumed that random errors occur, the data is

20 arranged such that data of the same sector is contained in one product-code codeword. When it is assumed that burst errors dominantly occur, the data is arranged such that a plurality of data of a sector are not intervened by a data of other sector.

When source data includes a plurality of identifies, each row of each product-code codeword is re-arranged and is then outputted such that the identifiers exist at a predetermined interval in the

15

ECC block.

## BRIEF DESCRIPTION OF THE DRAWINGS

The objects and features of the present invention will become more apparent from the consideration of the following detailed description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a schematic diagram showing a data layout of an ECC block and an ECC block data recording (transmitting) sequence according to the present invention;

Fig. 2 is a block diagram showing an outline of constitution of an error correction coding device according to the present invention and a recording apparatus using the error correction coding device;

Fig. 3 is a block diagram showing an outline of constitution of an error correction decoding device according to the present invention and a reproducing apparatus using the error correction decoding device;

Fig. 4 is a schematic diagram showing a sector data layout of an ECC block and an ECC block data recording (transmitting) sequence in an embodiment according to the present invention;

Fig. 5 is a schematic diagram showing a

25 sector data layout of an ECC block and an ECC block
data recording (transmitting) sequence in another
embodiment according to the present invention;

15

25

Fig. 6 is a schematic diagram an ECC block data recording (transmitting) sequence in an embodiment according to the present invention;

Fig. 7 is a diagram an ECC block data
recording (transmitting) sequence in another embodiment according to the present invention;

Fig. 8 is a schematic diagram showing an example of a sector data layout of an ECC block and an ECC block data recording (transmitting) sequence in an embodiment according to the present invention;

Fig. 9 is a schematic diagram showing another example of a sector data layout of an ECC block and an ECC block data recording (transmitting) sequence in an embodiment according to the present invention;

Fig. 10 is a schematic diagram showing another example of a sector data layout of an ECC block and an ECC block data recording (transmitting) sequence in an embodiment according to the present invention;

Fig. 11 is a schematic diagram showing

20 another example of a sector data layout of an ECC block
and an ECC block data recording (transmitting) sequence
in an embodiment according to the present invention;

Fig. 12 is a block diagram showing an outline of constitution of a transmitting apparatus using an error correction coding device according to the present invention;

Fig. 13 is a block diagram showing an outline of constitution of a receiving apparatus using an error

correction decoding device according to the present invention;

Fig. 14 is a block diagram showing an outline of constitution of a host data storage in an embodiment according to the present invention;

Fig. 15 is a block diagram showing an outline of constitution of a television broadcast storage in an embodiment according to the present invention;

Fig. 16 is a block diagram showing an outline

10 of constitution of an audio communication apparatus in

an embodiment according to the present invention;

Fig. 17 is a diagram showing a concept of a data layout and a recording (transmitting) sequence of ECC block data for the error correction code obtained in a process to achieve the present invention; and

Fig. 18 is a diagram showing a data layout in a sector.

#### DESCRIPTION OF THE EMBODIMENTS

Description will now be given of an

20 embodiment of the present invention. In this
connection, although the present invention can be
commonly applied to a storage and a communication
device which use an error correcting technique to
guarantee reliability of data, description will be

25 given of a case in which the present invention is
applied to a storage using an optical disk. In the
drawings showing an ECC block recording (transmitting)

sequence associated with the specification, the rows are outputted beginning at the upper-most row, and byte data is outputted in each row in the recording (transmitting) sequence indicated in the drawings.

First, description will be given of a first embodiment of the present invention.

Fig. 2 shows in a block diagram a configuration of an error correction coding device according to the present invention and a recording

10 apparatus 201 using the error correction coding device. The recording apparatus 201 includes an error correction coding device 202 and a signal recording system 203. The error correction coding device 202 includes a data allocating unit 211, a V coding unit 212, and an H coding unit 213. The data allocating unit 211 includes a memory 214. The signal recording system includes an optical disk 221, a signal modulating unit 222, an optical head 223, and a motor, not shown.

Fig. 1 shows a data layout and a recording sequence of ECC block data generated by the error correction coding device 202 in the configuration of the embodiment.

The data allocator 211 subdivides (N × kV × 25 kH)-byte source data into N two-dimensional arrays Ds[0], Ds[1], ..., Ds[N-1] each of which is in the form of kV bytes × kH bytes, and allocates the arrays in a memory 214. The allocator 211 then sends the arrays

Ds[0], Ds[1], ..., Ds[N-1] to the V coder 212 and the H coder 213.

For Ds[0], Ds[1], ..., Ds[N-1], the V coder 212 conducts a code-V coding (nV, kV) for each column and the H coder 213 conducts a code-H coding (nH, kH) for each row. Redundant data resultant from the coding operations is sent to the data allocator 211. Specifically, for Ds[i] (kV bytes x kH bytes) and for all i of  $0 \le i \le N-1$ , the V-coder 212 conducts coding in 10 a column direction to generate redundant data Vs[i] (rV bytes X kH bytes) the H-coder 213 conducts coding in a row direction to generate redundant data Hs[i] (kV bytes  $\times$  rH bytes). The H-coder 213 conducts coding in a row direction for Vs[i] (rV bytes x kH bytes) or the 15 V-coder 212 conducts coding in a column direction for Hs[i] (kV bytes X rH bytes) to generate redundant data Xs[i] (rV bytes  $\times$  rH bytes). Having received the redundant data, the data allocator 211 allocates the redundant data in the memory 214 to resultantly obtain N product-code codewords 101, 102, ..., 103, each codewords in the form of nV bytes x nH bytes. Thereafter, from the N product-code codewords in the memory 214, the data allocator 211 outputs, as an ECC block, each row of each product-code codeword in an

When comparing with a case in which an (nV  $\times$  nH) product code is used as an ECC block according to

alternating fashion for each of the N product-code

codewords to the signal modulator 222.

the (nV, kV) code V and the (nH, kH) code H, the error correction coding device 202 can produce as above an ECC block in which the code rate is similar to the above case and the maximum correctable burst error length is about N times that of the above case.

Next, description will be given of a second embodiment of the present invention.

Fig. 4 shows a sector data layout in an ECC block and a recording sequence of ECC blocks generated by an error correction coding device in an embodiment of the present invention, where  $L \times \ell = kV$ .

The data allocator 211 first subdivides (N × kV × kH)-byte source data including (L × N) sectors Ss[0], Ss[1], ..., Ss[L × N-1] of which each includes  $\ell$  15 × kH bytes into N two-dimensional arrays of which each is in the form of kV bytes × kH bytes. The allocator 211 then allocates the arrays in the memory 214 such that each of the two-dimensional arrays includes a two-dimensional array of L sectors each of which is in the 20 form of  $\ell$  bytes × kH bytes. The allocator 211 sends the N two-dimensional arrays to the V-coder 212 and the H-coder 213.

Subsequently, each column of the N (kV bytes × kH bytes) two-dimensional array, the V coder 212

25 conducts coding according to (nV, kV) code V and the H coder 213 conducts coding according to the (nH, kH) code H. Redundant data obtained as a result of the coding operations above is sent to the data allocator

211. Having received the redundant data, the data allocator 211 allocates the redundant data in the memory 214 to resultantly obtain N product-code codewords 401, 402, ..., 403 each of which is in the form of nV bytes × nH bytes. Thereafter, from the N product-code codewords in the memory 214, the data allocator 211 outputs, as an ECC block, each row of each product-code codeword in an alternating fashion for each of the N product-code codewords to the signal modulator 222.

Fig. 8 shows an example of the embodiment, specifically, a data layout of sector data in the ECC block and an ECC block recording sequence under a condition of N = 2, kV = 192, nV = 208, kH = 172, nH = 182, L = 16, and  $\ell$  = 12. In this case, the ECC block 15 includes two product-code codewords 801 and 802, each sector includes 2064 bytes, and the ECC block includes 32 sectors. The 2064-byte sector includes, for example, 2048-byte user data, 6-byte identifier (or a code obtained by coding the identifier using an error correction code), 6-byte control information, and 4byte EDC. The 2064-byte data of sector Ss[i] (0  $\leq$  i  $\leq$ 31) includes D[i][0], D[i][1], ..., D[i][2063] in Fig. V1[i][j] (0  $\leq$  i  $\leq$  171, 0  $\leq$  j  $\leq$  15) is the (j+1)-th byte of the redundant data obtained for the (i+1)-th 25 column of the product-code codeword 801 according to code V. Additionally, H1[i][j] (0  $\leq$  i  $\leq$  191, 0  $\leq$  j  $\leq$  9) is the (j+1)-th byte of the redundant data obtained for

the (i+1)-th row of the product-code codeword 801 according to code H. X1[i][j] ( $0 \le i \le 15$ ,  $0 \le j \le 9$ ) is the (j+1)-th byte of the redundant data obtained for the (193+i)-th row of the product-code codeword 801 according to code H (or the (i+1)-th byte of the redundant data obtained for the (173+j)-th column thereof according to code V). Similarly, V2[i][j], H2[i][j], and X2[i][j] are also items corresponding to the product-code codeword 802.

The error correction coding device 202 can generate an ECC block as follows. In a case in which the random errors dominantly occur as compared with the burst error in the data associated with the storing medium, even when several product-codes cannot be corrected in the ECC block and hence the ECC block cannot be corrected in the reproducing operation, source data of the sectors contained in the product codes other than the non-correctable product codes can be correctly obtained.

Description will be given of a third embodiment according to the present invention.

Fig. 5 shows a sector data layout of an ECC block generated by an error correction coding device of the embodiment and a recording sequence of the ECC block, where L  $\times$   $\ell$  = kV.

First, the data allocator 211 subdivides each of the L (N  $\times$   $\ell$   $\times$  kH)-byte sectors Ss[0], Ss[1], ..., Ss[L-1] into N ( $\ell$  bytes  $\times$  kH bytes) two-dimensional

arrays. For example, Ss[0] is divided into Ss'[0][0], Ss'[0][1], ..., Ss'[0][N-1]. The N items are then allocated respectively to N (kV bytes × kH bytes) two-dimensional arrays in the memory 214. In the

- arrangement of the items in the recording operation, a plurality of data of a sector are not intervened with a data of other sectors. The allocator 211 then sends the N (kV bytes × kH bytes) two dimensional arrays to the V coder 212 and the H coder 213. Thereafter, for N
- (kV bytes × kH bytes) two dimensional arrays, the V coder 212 conducts a code-V coding (nV, kV) for each column, and the H coder 213 conducts a code-H coding (nH, kH) for each row. Redundant data obtained from the coding operations is sent to the data allocator
- 15 211. Having received the redundant data, the data allocator 211 allocates the redundant data in the memory 214 to resultantly obtain N product-code codewords 501, 502, ..., 503 of which each is in the form of nV bytes × nH bytes. Thereafter, from the N
- product-code codewords in the memory 214, the data allocator 211 outputs, as an ECC block, each row of each product-code codeword in an alternating manner for each of the N product-code codewords to the signal modulator 222.
- Fig. 9 shows an example of the embodiment, specifically, a data layout of sector data in the ECC block and an ECC block recording sequence under a condition of N = 2, kV = 192, nV = 208, kH = 172, nH = 192

182, L = 32, and  $\ell$  = 6. In this case, the ECC block includes two product-code codewords 901 and 902, each sector includes 2064 bytes, and the ECC block includes 32 sectors. The 2064-byte sector includes, for example, 2048-byte user data, 6-byte identifier (or a code obtained by coding the identifier using an error correction code), 6-byte control information, and 4-byte EDC.

The 2064-byte data of sector Ss[i] (0  $\leq$  i  $\leq$ 31) includes D[i][0], D[i][1], ..., D[i][2063] in Fig. 10 V1[i][j] (0  $\leq$  i  $\leq$  171, 0  $\leq$  j  $\leq$  15) is the (j+1)-th byte of the redundant data obtained for the (i+1)-th column of the product-code codeword 901 according to code V. Additionally, H1[i][j] (0  $\leq$  i  $\leq$  191, 0  $\leq$  j  $\leq$  9) is the (j+1)-th byte of the redundant data obtained for 15 the (i+1)-th row of the product-code codeword 901 according to code H. X1[i][j] (0  $\leq$  i  $\leq$  15, 0  $\leq$  j  $\leq$  q) is the (j+1)-th byte of redundant data obtained for the (193+i)-th of the product-code codeword 901 according to code H (or the (i+1)-th byte of the redundant data 20 obtained for the (173+j)-th column thereof according to code V). Similarly, V2[i][j], H2[i][j], and X2[i][j] are also items corresponding to the product-code codeword 902.

The error correction coding device 202 can generate an ECC block as follows. In a case in which the burst errors dominantly occurs as compared with the random errors in the data associated with the storing

medium, even when the ECC block cannot be corrected in the reproducing operation, source data of sectors free of the burst errors can be correctly obtained.

Description will be given of a fourth 5 embodiment according to the present invention.

Fig. 6 shows a sector data layout of an ECC block generated by an error correction coding device of the embodiment and a recording sequence of the ECC block, where  $M \times md = kV$  and  $M \times mr = rV$ . Assume that for any i  $(0 \le i \le N - 1)$ , an identifier (ID) exists in Ds[i] of Fig. 1 in every md-th row.

Operation of this embodiment is substantially the same as that of the first embodiment up to the point at which the data allocator 211 obtains N product-code codewords 101, 102, ..., 103 of Fig. 1.

After having obtained N product-code

codewords, the data allocator 211 rearranges, for each
i of 0 ≤ i ≤ N - 1, the kV rows existing in Ds[i] and
Hs[i] and the rV rows existing in Vs[i] and Xs[i] such

that md rows and mr rows are alternately disposed in
the memory 214. As a result, there are obtained
rearranged arrays 601, 602, ..., 603 of the N productcode codewords of which each is in the form of nV bytes
× nH bytes. That is, the data allocator 211 subdivides

25 a (kV bytes × nH bytes) two-dimensional array including
a two-dimensional array of Ds[i] and Hs[i] into M (md
bytes × nH bytes) two dimensional arrays; a twodimensional array of Ds'[i][0] and Hs'[i][0], a two-

25

dimensional array of Ds'[i][1] and Hs'[i][1], ..., and a two-dimensional array of Ds'[i][M-1] and Hs'[i][M-1]. Moreover, the data allocator 211 subdivides a (rV bytes x nH bytes) two-dimensional array including a two-

- dimensional array of Vs[i] and Xs[i] into M (mr bytes x nH bytes) two dimensional arrays; a two-dimensional array of Vs'[i][0] and Xs'[i][0], a two-dimensional array of Vs'[i][1] and Xs'[i][1], ..., and a two-dimensional array of Vs'[i][M-1] and Xs'[i][M-1]. The
- 10 data allocator 211 then rearranges these arrays such that the (md bytes × nH bytes) two dimensional array and the (mr bytes × nH bytes) two dimensional array are alternately allocated in the memory 214. As a result, there are obtained the rearranged N (nV bytes × nH bytes) product-code codewords.

Thereafter, from the N product-code codewords thus rearranged in the memory 214, the data allocator 211 outputs, as an ECC block, each row of each product-code codeword in an alternating manner for each of the N product-code codewords to the signal modulator 222.

Therefore, the error correction coding device 202 can generate an ECC block in which when it is desired to refer to an identifier (ID) during a data seek operation, the maximum latency which lapses before an identifier is referred to can be relatively reduced.

Description will be given of a fifth embodiment according to the present invention.

Fig. 7 shows a sector data layout of an ECC

block generated by an error correction coding device of the embodiment and a recording sequence of the ECC block, where N  $\times$  M  $\times$  md = kV, M  $\times$  mr = rV, and mr  $\leq$  md. Assume that for mi  $(mr \le mi \le md)$ , an identifier (ID) exists in every  $(md \times i + N \times md \times j + mi)$ -th row of Ds[i] of Fig. 1 for each i of (0  $\leq$  i  $\leq$  N - 1) and each j of  $(0 \le j \le M - 1)$ .

Operation of this embodiment is almost the same as that of the first embodiment up to the point at 10 which the data allocator 211 obtains N product-code codewords 101, 102, ..., 103 of Fig. 1. After having obtained N product-code codewords, the data allocator 211 subdivides, for each i of  $0 \le i \le N - 1$ , the kV rows existing in Ds[i] and Hs[i] and the rV rows existing in Vs[i] and Xs[i] respectively into md and mr items and then rearranges these items in the memory 214 such that the identifiers exists at a predetermined interval of rows in the (nV bytes  $\times$  nH bytes) two-dimensional array in the recording of the ECC block. As a result the rearrangement, there are obtained N (nV bytes  $\times$  nHbytes) product-code codewords 701, 702, ..., 703.

That is, the data allocator 211 subdivides a (kV bytes × nH bytes) two-dimensional array including a two-dimensional array of Ds[i] and Hs[i] into N  $\times$  M (md bytes x nH bytes) two dimensional arrays; a two-25 dimensional array of Ds'[i][0] and Hs'[i][0], a twodimensional array of Ds'[i][1] and Hs'[i][1], ..., and a two-dimensional array of Ds'[i][N  $\times$  M-1] and Hs'[i][N

 $\times$  M-1]. Moreover, the data allocator 211 subdivides the (rV bytes x nH bytes) two-dimensional array including a two-dimensional array of Vs[i] and Xs[i] into M (mr bytes x nH bytes) two dimensional arrays; a two-dimensional array of Vs'[i][0] and Xs'[i][0], a two-dimensional array of Vs'[i][1] and Xs'[i][1], ..., and a two-dimensional array of Vs'[i][M-1] and The data allocator 211 then rearranges Xs'[i][M-1].these arrays in the memory 214 for each j of 0  $\leq$  j  $\leq$  M -10 1 such that the (mr bytes x nH bytes) two-dimensional array including a two-dimensional array of Vs'[i][j] and Xs'[i][j] is just inserted between two (md bytes X nH bytes) two dimensional arrays; a two-dimensional array of Ds'[i][N  $\times$  j+i] and Hs[i][N  $\times$  j+i] and a twodimensional array of Ds'[i][N  $\times$  j+i+1] and Hs[i][N  $\times$ j+i+1]. Resultantly, there are obtained the rearranged N (nV bytes  $\times$  nH bytes) product-code codewords. Thereafter, from the N product-code codewords thus rearranged in the memory 214, the data allocator 211 outputs, as an ECC block, each row of each product-code 20

Description will be given of an example of the embodiment in combination with an example of the second embodiment.

codeword in an alternating fashion for each of the N

product-code codewords to the signal modulator 222.

Fig. 10 shows an example of the embodiment, specifically, a data layout of sector data in the ECC block and an ECC block recording sequence. That is, in

the example of the second embodiment (N = 2, kV = 192, rV = 16, nV = 208, and nH = 182) shown in Fig. 8, each row of each product-code codeword is rearranged under a condition of md = 6 and mr = 1. In this case, the ECC block includes two rearranged product-code codewords 1001 and 1002.

It is only necessary for the data allocator

211 to beforehand arrange source data as below. For
each even i of 0 ≤ i ≤ 31, a 6-byte identifier (or a

10 code obtained by coding the identifier using a
predetermined error correction code) exists as D[i][0],
D[i][1], ..., D[i][5] of 2064-byte data D[i][0],
D[i][1], ..., D[i][2063] of sector Ss[i]. For each odd
i of 0 ≤ i ≤ 31, a 6-byte identifier (or a code obtained

15 by coding the identifier using a predetermined error
correction code) exists as D[i][1032], D[i][1033], ...,
D[i][1037] of 2064-byte data D[i][0], D[i][1], ...,
D[i][2063] of sector Ss[i]. Resultantly, the
identifier appears in the output sequence of the ECC

20 block at an interval of 2360 bytes.

Description will be given of an example of the embodiment in combination with an example of the third embodiment.

Fig. 11 shows an example of the embodiment,

25 specifically, a data layout of sector data in the ECC

block and an ECC block recording sequence. That is, in

the example of the third embodiment (N = 2, kV = 192,

rV = 16, nV = 208, and nH = 182) shown in Fig. 9, each

row of each product-code codeword is rearranged under a condition of md = 6 and mr = 1 according to the fifth embodiment. In this case, the ECC block includes two rearranged product-code codewords 1101 and 1102.

- The data allocator 211 beforehand arranges the pertinent data as follows. For each even i of 0 ≤ i ≤ 31, a 6-byte identifier (or a code obtained by coding the identifier using a predetermined error correction code) exists as D[i][0], D[i][1], ...,
- D[i][5] of 2064-byte data D[i][0], D[i][1], ...,
  D[i][2063] of sector Ss[i]. For each odd i of 0 ≤ i ≤
  31, a 6-byte identifier (or a code obtained by coding
  the identifier using a predetermined error correction
  code) exists as D[i][172], D[i][173], ..., D[i][177] of
- 2064-byte data D[i][0], D[i][1], ..., D[i][2063] of sector Ss[i]. The identifier appears in the ECC block at an interval of 2360 bytes.

Therefore, in the error correction coding device 202 can generate an ECC block in which when it is desired to refer to an identifier (ID) during a data seek operation, the maximum latency which lapses before an identifier is referred to can be relatively minimized.

In the description of the first to fifth
25 embodiments, the data allocator 211 arranges the source
data and product-code codewords in the form of a twodimensional array in the memory 214. However,
regardless of the dimension or form of such data in the

memory 214, it is possible to arrange a data layout of the ECC block accessable by the data allocator.

In the description of the fourth and fifth embodiments, each row of the product-code codewords is rearranged in the memory 214. However, it is possible for the data allocator 211 to change the sequence of accessing the recorded rows of data instead of the rearrangement of the rows of the codewords.

In the description of the first to fifth

10 embodiments, the data allocator 211 arranges data in a
two-dimensional array and then the coding of the data
is conducted by the V coder 212 and the H coder 213.
However, it is also possible that when the data
allocator 211 receives part of source data, the data

15 allocator 211 sends the data to the V coder 212 and the
H coder 213. The V coder 212 and the H coder 213 then
start coding the data.

Moreover, the data allocator 211 receives N product-code codewords, and then sends them to the signal modulator 222. However, it is also possible that when the data allocator 211 receives part of the N product-code codewords, the data allocator 211 starts sending the received codewords to the signal modulator 222.

In the recording apparatus of Fig. 2 using an error correction coding device of either one of the first to fifth embodiments, having received the ECC block outputted from the error correction coding device

211, the signal modulator 222 modulates the ECC block into signals to be recorded on a recording media and then sends the signals to an optical write head 223. The optical head 223 writes the signals at a target

5 position on an optical disk 221. When comparing with a case in which an (nV × nH) product code is used as an ECC block according to the (nV, kV) code V and the (nH, kH) code H, the recorder 201 can produce as above an ECC block in which the code rate is similar to the

10 above case and the maximum correctable burst error length is about N times that of the above case.

Fig. 3 is a schematic diagram showing an outline of constitution of an error correction decoding device according to the present invention and a

15 reproducing apparatus using the error correction decoding device. The reproducing apparatus 301 includes an error correction decoding device 302 and a signal reproducing system 303. The error correction decoding device 302 includes a data allocator 311, a V

20 decoder 312, and an H decoder 313. The data allocator 311 includes a memory 314. The signal reproducing system 303 includes an optical disk 321, a signal demodulator 322, an optical head 323, and a motor, not shown.

In the error correction decoding device corresponding to the error correcting coding device of either one of the first to fifth embodiments, the data allocator 311 receives, from a storing medium,

reproduced data having a length N  $\times$  nV  $\times$  nH bytes as N product codes (which may be rearranged in some case) which may have some errors in some cases. allocator 311 arranges the data in the form of associated N (nv bytes x nH bytes) product-code codewords in the memory 314. The data allocator 311 then sends the product-code codewords to the V decoder 312 and H decoder 313. Subsequently, like in the ordinary product-code decoding, the H decoder 313 and 10 the V decoder 312 cooperatively decodes each productcode codewords and then sends data resultant from the correction to the data allocator 311. Having received the correction result, the data allocator 311 corrects the data of the product-code codewords in the memory 314 according to the correction result to resultantly obtain source data.

Instead of arranging the reproduced data in the form of product-code codewords in the memory 314, it is possible for the data allocator 311 to previously 20 memorize an item indicating a data layout of the ECC block to access data in the memory 314 according to the contents of the memorized item. Instead of arranging the data in the form of product-code codewords and then achieving the decoding operation, it is also possible 25 that when part of the reproduced data is received, the data allocator 311 sends the received data to the V decoder 312 and the H decoder 313 such that the V decoder 312 and the H decoder 313 start decoding the

data.

In the error correction decoding device 302 corresponding to the second embodiment, even in a case in which some product-codes of the ECC block cannot be corrected and hence the ECC block cannot be corrected, when the random errors dominantly occur as compared with the burst errors in the data associated with the storing medium, source data of sectors contained in the product codes other than the non-correctable product codes can be appropriately obtained.

In the error correction decoding device 302 corresponding to the third embodiment, even in a case in which some product-codes of the ECC block cannot be corrected and hence the ECC block cannot be corrected,

when the burst errors dominantly occur as compared with the random errors in the data associated with the storing medium, presence or absence of data errors (burst errors) in each sector can be determined using the code H or the EDC. Resultantly, there are

determined sectors free of the errors. That is, source data of such sectors can be correctly obtained.

In the reproducing apparatus 301 using the error correction decoding device 302 corresponding to the error correcting coding device of either one of the first to fifth embodiments, the optical head 323 reads signals from a target position on the optical disk and sends the signals to the signal modulator 322. The signal modulator 322 conducts operations such as

equalization and demodulation for the signals and then outputs reproduced data as the ECC block to the error correction decoding device 302.

In the error correction decoding device 302

5 corresponding to the error correcting coding device of the fourth or fifth embodiment and the reproducing apparatus 301 using the error correction decoding device 302, when it is desired to refer to an identifier (ID) during a data seek operation to

10 determine a target position on the optical disk, since the identifier exists in the ECC block at a predetermined interval, the maximum latency which lapses before the identifier is referred to takes a relatively small value.

15 Description has been given of embodiments of the present invention using examples in which the present invention is applied to a storage using an optical disk. However, the present invention can also be applied to general storages such as a magnetic disk 20 storage and a magnetic tape storage. Furthermore, the present invention can also be applied to a transmitting apparatus 1201 including a signal transmitting system including an antenna 1211 and a signal modulator 1212 and an error correction coding apparatus 202 as shown in Fig. 12, a receiving apparatus 1301 including a 25 signal receiving system 1302 including an antenna 1311 and a signal demodulator 1312 and an error correction decoding apparatus 302 as shown in Fig. 13, and a cable

communication apparatus using a transmission line. Additionally, according to the present invention, there can be provided an error correction coding and decoding apparatus having functions of the error correction 5 coding apparatus and the error correction decoding apparatus, a recording and reproducing apparatus having functions of the recording apparatus and the reproducing apparatus in a storage, and a transmitting and receiving apparatus having functions of the 10 transmitting apparatus and the receiving apparatus in a communicating apparatus.

Specifically, the present invention can be applied, as shown in Fig. 14, to a host data storage 1401 generally used as an external memory of a computer. The host data storage 1401 includes an interface (I/F) 1411 to establish interface for a host 1402 via a cable or a connector, not shown, an error correction coding and encoding apparatus 1412 to generate and to decode an ECC block, and a signal 20 recording and reproducing system 1413 to record and to reproduce a signal on a storing medium.

Moreover, the present invention can be applied, as shown in Fig. 15, to a television broadcast storage 1501 including an error correction coding and decoding apparatus 1412, a signal recording and reproducing system 1413, a broadcast receiver 1511 which receive a television program signal to convert the signal into data of digital image data, image data

15

20

25

compressing and expanding apparatus 1512 which compresses and expands digital image data, and an audio-visual (AV) signal output unit 1513 which converts digital image data into an AV signal and which sends the signal to a monitor 1502 via a cable or a connector, not shown.

The present invention can also be applied, as shown in Fig. 16, to an audio communication system 1601 including a transmission system including a microphone 1611, an amplifier 1612, an analog-to-digital (A/D) converter 1613, and a transmitter 1201 in which voice is converted into a digital signal, the signal is coded using an error correction code, and the signal is sent to an external device. The audio communication system 1601 further includes a receiving system including a receiver 1301, a digital-to-analog converter 1622, an amplifier 1623, and a speaker 1624 in which an audio digital signal is received and is reproduced as sound. Furthermore, the present invention can also be applied to a portable video recording and reproducing apparatus including a lens, a light receiving section, a microphone, an amplifier, an audio-to-digital converter, a monitor, image data compressing and expanding device, and an error correction coding and decoding device.

It is to be understood that an ECC block which has the code rate similar to that of the product code and which has the maximum correctable burst error

length larger than that of the product code can be coded/decoded. Even when data of a plurality of sectors is treated as one ECC block and there occur errors in which the ECC block cannot be corrected, data 5 of several sectors included in the ECC block can be correctly reproduced. It is possible to code/decode an ECC block in which when an identifier there of is to be referred to, relatively short maximum latency is required before the identifier is referred to.

While the present invention has been described with reference to the particular illustrative embodiments, it is not to be restricted by those embodiments but only by the appended claims. be appreciated that those skilled in the art can change 15 or modify the embodiments without departing from the scope and spirit of the present invention.